Low Power Clock Generator Based on an Area-reduced Interleaved Synchronous Mirror Delay Scheme
نویسندگان
چکیده
A new interleaved synchronous mirror delay (SMD) is proposed in order to reduce the circuit size. The conventional interleaved SMD has multiple pairs of forward delay array (FDA) and backward delay array (BDA) in order to reduce the clock skew. The proposed interleaved SMD requires one FDA and one BDA by changing the position of MUX. Simulation results show that about 30% power reduction and 40% area reduction are achieved in the proposed interleaved SMD. All circuit simulations and implementations are based on 0.25 m twometal CMOS technology.
منابع مشابه
An Analog Synchronous Mirror Delay for High-Speed DRAM Application
An analog synchronous mirror delay (ASMD) is proposed, which provides fast locking characteristics in recovery from power-down mode in a DRAM application. As an openloop fast locking system, ASMD measures and compensates the skew between external and internal clocks in analog operation mode within two cycles of an input clock using a charge-pumping scheme. This ASMD has no static phase error pr...
متن کاملInvestigation of STATCOM effects on synchronous generator impedance based LOF relay with considering a realistic model for the excitation system of the generator
This paper studies the effects of static synchronous compensator (STATCOM) on synchronous generator conventional loss of field (LOF) protection. To accomplish a comprehensive study, a typical and realistic excitation system is considered for the generator by using the phase-domain generator model available in the real-time-digital-simulator. Using such a system, LOF phenomenon is realistically ...
متن کاملAn Intelligent Anti-Islanding Scheme for Synchronous-Based Distributed Generation Using Reduced-Noise Morphological Gradient
This paper presents a pattern recognition-based scheme for detection of islanding conditions in synchronous- based distributed generation (DG) systems. The main idea behind the proposed scheme is the use of spatial features of system parameters such as the frequency, magnitude of positive sequence voltage, etc. In this study, the system parameters sampled at the point of common coupling (PCC) w...
متن کاملA Self Calibrated Based Clock Generator for DLL
In this paper, a Delay-Locked Loop (DLL) based clock generator is designed which can be used mainly for dynamic frequency scaling. This DLL-based clock generator is found to have low-jitter and can provide the system clock with frequencies in the range of 0.5 to 8 times of reference clock, depending on the workload of the EISC processor. This proposed analog self-calibration method and a phase ...
متن کاملAn All-Digital and Wide-Range Reference Clock Generator for Biotelemetry Applications
In this paper, an all-digital and low-power reference clock generator with cell-based design for biotelemetry applications is presented. The proposed clock generator employs a cascade-stage structure to achieve high resolution and wide range at the same time. Besides, based on the proposed Schmitt-trigger-based delay cell (STDC), hysteresis delay cell (HDC), and digitally controlled varactor (D...
متن کامل